BST Glossary

Pad Detector (1996 version)

(with 1998 updates)

Aim

The Pad Detector serves for triggering in the large angle backward region which is covered by the Backward Silicon Strip Detector and the SpaCal Plug. It is built of comparably large scale sensitive areas of dedicated geometry which are read out simultaneously and masked such that tracks originating from the interaction point can fire. A configurable frontend data reduction logic is placed next to the detector inside the H1 tracker chambers.
In 1997 the system consists of two different parts: the 1996 setup has been rearranged and put back in and some new detectors with revised frontend electronics and powering have been added.
In 1998 the old 1996 setup has been completely removed while the 1997 'new system' has been extended to cover two phi sectors in four planes.

Clickmap


Quick Guide

Structure

View
Geometry (Sensorized Area, z-Positions, Radial Segmentation, Drawings)

Components

Detectors
Pad Detectors
Preamplifier
Hybrid
Repeater
Functionality
Logic --> see Trigger Logic below
Slow Control --> see below
Powering --> see Power Supply below
Power Download Station
Functionality
Front Panel
Expert's
Trigger Card
Functionality
Front Panel
Expert's
Master Card
Functionality
Front Panel
Expert's
Power Supply
Functionality
Expert's

Cabling

Overview
Expert's

Functions

Logic
Synchronization
Frontend Data Compression
Channel Map
Trigger Bits
Slow Control
XILINX Configuration
Threshold Settings
Temperature Measurement


Design
The Pad Detector in its final setup consists of 64 wedge shaped silicon detectors with 32 sensitive pads each. They are mounted onto four carbon fibre wheels positioned in -z direction of the vertex (that is: 'backward' in H1 coordinate system) in distances between -612mm and -800mm. The sensitive area of each wheel is segmented 16-fold in phi and 8-fold in radius (between 59mm which is closest possible to the beam pipe, and120mm). Thus a single detector covers 22.5 degrees in phi and delivers individual signals of its 8 radial segments. Adjacent detectors in phi are mounted such that no sensitive gap is allowed. Currently only two sectors of the four wheels are equipped with sensors (phi = 0...45° ).
Electronics
All the sensitive elements of the Pad Detector are read out simultaneously. On a hybrid directly attached to the silicon the signals are shaped and discriminated upon an adjustable threshold. Every four pads of a given radius are then ORed logically. This digital signal is transmitted to a so-called repeater where synchronization to the H1 clock and a 4:1 data compression takes place. This is to reduce the number of cables to the trigger electronics in the trailer.

Synchronization and data reduction are done in field programmable gate arrays, the XILINX chips. Each XILINX processes signals of those four detectors which are placed in succeeding z-positions within the same phi sector and generates from 32 inputs an 8-bit output at each H1 bunch crossing. The XILINX chips are reconfigurable by remote action; thus synchronization schemes, data reduction rules and logic output formats may be altered on demand and even be different in different phi sectors. For the sake of physics analysis a thorough bookkeeping of the changing configurations is mandatory. Therefore each configuration file is registered upon use and given a unique 16bit identifier. Finally 16 XILINXs will be operated; their configuration files taking approx. 64kByte.

The BST Pad frontend electronics is linked to the trailer by two bunches of cables: one for Slow Control and Powering, the other for Trigger Control and Trigger Data. See the complete cabling layout.

Slow Control (including H1 alarms system)
In the BST Slow Control Crate a Macintosh driven Slow Control System is housed. It handles powering of the detectors and the repeater, controlling and measuring the system performance, configuring the XILINX chips. It consists of two double-width PDS (Power Download Station) modules, commercial CAN/IEEE bus drivers, a digital I/O interface and a separate modular Hewlett Packard Power Supply. Slow control is steered from a LabView panel running on the BST Mac (Frame B21 right in room 307 of the Hall North). Also the BBL3 system hardware interface of the BST is located in this rack.
Trigger Logic
The BST pad data as generated by the repeater are transmitted to the so called TriggerCard in the BST STC crate. This module receives the logic output of four repeaters, thus two Trigger Cards are required in total. The Trigger Card passes information to the PQZP pipelined DAQ system (Store Card) and to the MasterCard where trigger bits for the level 1 trigger of H1 are generated. The Store Card holds a pipeline for the full XILINX output of all repeaters and up to 32 recent bunch crossings. Those data are provided to the DAQ at a level 3 trigger. The Master Card introduces a further 16:1 data reduction when merging the 16 sector data to a single 8bit L1 trigger word.

The BST Store Card(s) and the TriggerCard(s) are read out when the Silicon Branch is included in the DAQ and two banks called TSCD and SITR are written. SITR is a record of the XILINX configuration identifier and the TriggerCard status register. TSCD contains for each event the full 2.3 microseconds history of the BST's digital channels, that is 16 Bytes per time slice with BST 1996 version, organized in four 32bit wide 'RAMs'. Look here for the complete channel map.

Back to the Shift Instructions.

To the BST site.


© by Hans Henschel, 14-sep-96, last revised: 05-nov-98